We have developed a low-temperature plasma-enhanced chemical vapor deposition process that facilitates the deposition of silicon nitride films with controlled stress by using periodically alternating high-and low-frequency power sources. Very thick films of 3 m with low stress were deposited on InP substrates. Suitable sidewall profiles for metallization are obtained at 250°C deposition temperature. A 3-m-thick low-stress nitride film was successfully applied to reduce the capacitance of bond pad for an array of four InP based photodetectors, that were integrated with a four channel phased-array wavelength demultiplexer. The capacitance of the detectors was below 0.5 pF at Ϫ5 V bias.
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I. INTRODUCTION
Plasma-enhanced chemical vapor deposition ͑PECVD͒ is a versatile thin film deposition technique for III-V semiconductor based devices. 1 Silicon nitride thin films deposited by this technique with a thickness up to a few hundred nanometers can be used for interlayer insulation, device passivation, 2 and as a masking layer for reactive ion etching ͑RIE͒. 3 For devices such as high-speed photodetectors on n ϩ substrates, a thick dielectric layer with a suitable sidewall profile for metallization is needed between the substrate and bond pads in order to keep parasitic capacitances sufficiently low.
In this communication we describe a PECVD process operating at 250°C, which facilitates the deposition of a silicon nitride film with controlled stress and a thickness up to 3 m on InP. Low stress is a necessity for thick films, because a thick film with high stress is easily damaged during subsequent processing steps due to, e.g., adhesion failure. We have achieved substantial stress reduction by using periodically alternating high-and low-frequency power sources, which produce a tensile and a compressive film stress, respectively. Compared to the low-stress technique based on film annealing, 4 our low-stress technique avoids the necessity to anneal the film at a high temperature, which can damage the InP chip. The wet chemical etching behavior of the lowstress film, which is important for the sidewall profile, is shown as a function of the deposition temperature.
II. EXPERIMENT
The PECVD apparatus used for this work is a capacitively coupled planar parallel electrode system ͑Surface Technology Systems, Ltd.͒. The electrode diameter was 24 cm. The system was equipped with a mixed frequency upgrade consisting of two power sources of 13.65 MHz ͓low frequency ͑LF͔͒ and 380 kHz ͓high frequency ͑HF͔͒ respectively. This option enables periodic switching between the HF and the LF power sources. The time durations that the HF or LF power source is ''on'' can be adjusted separately through the process control computer. The film stress was measured by depositing onto a 95-m-thick silicon substrate and determining the change in substrate curvature. The refractive index and the thickness of the film were measured with an ellipsometer operating at 633 nm. The thickness was also measured using an alpha-step profiler. The films were etched using BHF ͑ammonium fluoride, AF, 87.5-12.5͒ at room temperature. The deposition conditions and film properties of single-frequency deposited films are summarized in Table I . It should be noted that the films deposited using the LF and HF processes have stress values with opposite signs. This suggests that nitride films with a low residual stress can be deposited by periodically alternating LF and HF depositions with an optimized layer thickness ratio.
A series of films were deposited, each consisting of a stack of LF/HF deposited layers with different LF/HF time ratios. The residual stress values of the films were measured.
It was found that the residual film stress approaches zero when the LF/HF film thickness ratio is 0.8. This corresponds with the stress values listed in Table I .
III. RESULTS AND DISCUSSION
Using this time ratio and the process parameters given in Table I , films of several micrometers thick were deposited on InP substrates. A typical thick film of about 3 m consists of ten LF/HF sequences of 135 nm/170 nm ͑32 s/15 min͒ each. The residual stress was measured to be about 0.015 GPa, which is a reduction by a factor of 30 compared with a single-frequency deposited layer. The total deposition time was about 200 min, including the time needed to reach the specified gas flows during each switching between the LF and HF processes. at 250°C. The structure was obtained by photoresist masking and wet chemical etching ͑BHF͒. The etching time was 90 min. The wall has a slope of about 30°relative to the substrate. Figure 1 also shows the coverage of the wall by a thin metal layer of 200 nm ͑Ti/Au͒, which was deposited by means of high-vacuum electron-gun evaporation and partly etched wet chemically. Figure 2 shows a via hole structure etched in such a film. Figure 3 displays the sidewall profile of low-stress nitride film deposited at 200°C. The corresponding etching time was 40 min. The sidewall profile shows a clear steplike structure. This is probably caused by a large difference in etching rates of the LF and HF layers deposited at this low temperature. The obtained slope is about 40°. High-speed integrated photodetectors as shown in Fig. 4 were successfully fabricated. A low-stress 3 m nitride film deposited at 250°C was used as a dielectric insulation layer between the n ϩ substrate and the bonding pads. The detectors, with a capacitance below 0.5 pF at Ϫ5 V bias, were integrated with a four channel phased-array wavelength demultiplexer with flat responses. The details of this device are published elsewhere.
